| Moteur de recherche de fiches techniques de composants électroniques |
|
PC87415VCG Fiches technique(PDF) 10 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87415VCG Fiches technique(HTML) 10 Page - National Semiconductor (TI) |
|
10 / 42 page ![]() 50 Configuration Registers (Continued) Reg RW Description (HEX) 1C – 1F RW BASE ADDRESS REGISTER 3 (BAR3) Used for channel 2 control block access if channel 2 is programmed to be in native mode The device decodes 4 bytes of address space for control block accesses This register is always readwrite regardless of the setting of the NativeLegacy bit in the PIF Bit 0 always 1 Bit 1 always 0 20 – 23 RW BASE ADDRESS REGISTER 4 (BAR4) Used to address the Bus Master IDE control and status registers Bit 0 always 1 Bit 1 always 0 Bit 2 always 0 Bit 3 always 0 24–3B NOT USED 3C RW INTERRUPT LINE (default is 0Eh) 3D R INTERRUPT PIN Bit 0 Always 1 Designates INTA Bit 1 – 7 0000000 3E–3F NOT USED http www nationalcom 10 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |