Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

CS8406-CSZ Fiches technique(PDF) 18 Page - Cirrus Logic

No de pièce CS8406-CSZ
Description  192 kHz Digital Audio Interface Transmitter
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CIRRUS [Cirrus Logic]
Site Internet  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8406-CSZ Fiches technique(HTML) 18 Page - Cirrus Logic

Back Button CS8406-CSZ Datasheet HTML 14Page - Cirrus Logic CS8406-CSZ Datasheet HTML 15Page - Cirrus Logic CS8406-CSZ Datasheet HTML 16Page - Cirrus Logic CS8406-CSZ Datasheet HTML 17Page - Cirrus Logic CS8406-CSZ Datasheet HTML 18Page - Cirrus Logic CS8406-CSZ Datasheet HTML 19Page - Cirrus Logic CS8406-CSZ Datasheet HTML 20Page - Cirrus Logic CS8406-CSZ Datasheet HTML 21Page - Cirrus Logic CS8406-CSZ Datasheet HTML 22Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 39 page
background image
18
DS580F6
CS8406
7. CONTROL PORT REGISTER SUMMARY
Note: Reserved registers must not be written to during normal operation. Some reserved registers are used for
test modes, which can completely alter the normal operation of the CS8406.
Addr
(HEX)
Function
7
6
5
4
3
2
1
0
00 Reserved
0
0
0
0
0
0
0
0
01 Control 1
0
VSET
0
MUTEAES
0
INT1
INT0
TCBLD
02 Control 2
0
0
0
0
0
MMT MMCST MMTLR
03 Data Flow Control
0
TXOFF AESBP
0
0
0
0
0
04 Clock Source Control
0
RUN
CLK1
CLK0
0
0
0
0
05 Serial Input Format
SIMS
SISF
SIRES1
SIRES0
SIJUST SIDEL SISPOL SILRPOL
06 Reserved
0
0
0
0
0
0
0
0
07 Interrupt 1 Status
TSLIP
0
0
0
0
0
EFTC
0
08 Interrupt 2 Status
0
0
0
0
0
EFTU
0
0
09 Interrupt 1 Mask
TSLIPM
0
0
0
0
0
EFTCM
0
0A Interrupt 1 Mode (MSB) TSLIP1
0
0
0
0
0
EFTC1
0
0B Interrupt 1 Mode (LSB) TSLIP0
0
0
0
0
0
EFTC0
0
0C Interrupt 2 Mask
0
0
0
0
0
EFTUM
0
0
0D Interrupt 2 Mode (MSB)
0
0
0
0
0
EFTU1
0
0
0E Interrupt 2 Mode (LSB)
0
0
0
0
0
EFTU0
0
0
0F-11 Reserved
0
0
0
0
0
0
0
0
12 CS Data Buffer Control
0
0
BSEL
0
0
EFTCI
CAM
0
13 U Data Buffer Control
0
0
0
UD
UBM1
UBM0
0
EFTUI
1D-1F Reserved
0
0
0
0
0
0
0
0
20-37 C or U Data Buffer
7F ID and Version
ID3
ID2
ID1
ID0
VER3
VER2
VER1
VER0
Table 1. Control Register Map Summary



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com