CS8406-CSZ datasheet(6/39 Pages) CIRRUS

6 / 39 page

DS580F6

CS8406

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS

(Inputs: Logic 0 = 0 V, Logic 1 = VL; CL = 20 pF)

Notes:

5. The active edge of ISCLK is programmable in Software Mode.

6. The polarity of ILRCK is programmable in Software Mode.

7. Prevents the previous ISCLK edge from being interpreted as the first one after ILRCK has changed.

8. This setup time ensures that this ISCLK edge is interpreted as the first one after ILRCK has changed.

Parameter

Symbol

Min

Typ

Max

Units

SDIN Setup Time Before ISCLK Active Edge

(Note 5)

tds

SDIN Hold Time After ISCLK Active Edge

(Note 5)

tdh

Master Mode

OMCK to ISCLK active edge delay

(Note 5)

tsmd

OMCK to ILRCK delay

(Note 6)

tlmd

ISCLK and ILRCK Duty Cycle

Slave Mode

ISCLK Period

tsckw

ISCLK Input Low Width

tsckl

14.4

ISCLK Input High Width

tsckh

14.4

ISCLK Active Edge to ILRCK Edge

(Note 7)

tlrckd

ILRCK Edge Setup Before ISCLK Active Edge

(Note 8)

tlrcks

ISCLK

ILRCK

(output)

OMCK

(input)

t smd

t lmd

sckh

sckl

sckw

(input)

SDIN

lrcks

lrckd

ISCLK

ILRCK

Figure 1. Audio Port Master Mode Timing

Figure 2. Audio Port Slave Mode and Data Input Timing

CS8406-CSZ Fiches technique(PDF) 6 Page - Cirrus Logic

CS8406-CSZ Fiches technique(HTML) 6 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Fiches technique Télécharger

Lien URL