STM32F745ZE datasheet(18/227 Pages) STMICROELECTRONICS

18 / 227 page

Functional overview

STM32F745xx STM32F746xx

18/227

DocID027590 Rev 4

2.3

Embedded Flash memory

The STM32F745xx and STM32F746xx devices embed a Flash memory of up to 1 Mbyte

available for storing programs and data.

2.4

CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a

configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify the data transmission

or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean of

verifying the Flash memory integrity. The CRC calculation unit helps to compute a signature

of the software during runtime, to be compared with a reference signature generated at link-

time and stored at a given memory location.

2.5

Embedded SRAM

All the devices features:

•

System SRAM up to 320 Kbytes:

–

SRAM1 on AHB bus Matrix: 240 Kbytes

–

SRAM2 on AHB bus Matrix: 16 Kbytes

–

DTCM-RAM on TCM interface (Tighly Coupled Memory interface): 64 Kbytes for

critical real-time data.

•

Instruction RAM (ITCM-RAM) 16 Kbytes:

–

It is mapped on TCM interface and reserved only for CPU Execution/Instruction

useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMAs and peripherals DMAs through specific

AHB slave of the CPU.The TCM RAM instruction is reserved only for CPU. It is accessed at

CPU clock speed with 0-wait states.

•

4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible

unwanted write accesses, and is retained in Standby or VBAT mode.

2.6

AXI-AHB bus matrix

The STM32F745xx and STM32F746xx system architecture is based on 2 sub-systems:

•

An AXI to multi AHB bridge converting AXI4 protocol to AHB-Lite protocol:

–

3x AXI to 32-bit AHB bridges connected to AHB bus matrix

–

1x AXI to 64-bit AHB bridge connected to the embedded flash

•

A multi-AHB Bus-Matrix:

–

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs,

Ethernet, USB HS, LCD-TFT, and DMA2D) and the slaves (Flash memory, RAM,

FMC, Quad-SPI, AHB and APB peripherals) and ensures a seamless and an

efficient operation even when several high-speed peripherals work

simultaneously.

STM32F745ZE Fiches technique(PDF) 18 Page - STMicroelectronics

STM32F745ZE Fiches technique(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL