| Moteur de recherche de fiches techniques de composants électroniques |
|
EMC2103 Fiches technique(PDF) 57 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
EMC2103 Fiches technique(HTML) 57 Page - Microchip Technology |
|
57 / 85 page ![]() RPM-Based Fan Controller with Hardware Thermal Shutdown Datasheet 2013 Microchip Technology Inc. DS0005250A-page 57 6.20 Fan Setting Registers The Fan Setting Register always displays the current setting of the Fan Driver. Reading from the register will report the current fan speed setting of the fan driver regardless of the operating mode. Therefore it is possible that reading from this register will not report data that was previously written into this register. While the RPM based Fan Speed Control Algorithm or the Look Up Table are active (or both), then the register is read only. Writing to the register will have no affect and the data will not be stored. If both the RPM based Fan Control Algorithm and the Look Up Table are disabled, then the register will be set with the previous value that was used. The register is read / write and writing to this register will affect the fan speed. The contents of the register represent the weighting of each bit in determining the final duty cycle. The output drive for a PWM output is given by Equation [1]. 6.21 PWM Divide Register The PWM Divide Register determines the final frequency of the PWM driver. The driver base frequency is divided by the value of the PWM Divide Register to determine the final frequency. The duty cycle settings are not affected by these settings, only the final frequency of the PWM driver. A value of 00h will be decoded as 01h. The final PWM frequency is derived as the base frequency divided by the value of this register as shown in Equation [2]. 6.22 Fan Configuration 1 Register Table 6.28 Fan Driver Setting Register ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 40h R/W Fan Setting 128 64 32 16 8 4 2 1 00h [1] Table 6.29 PWM Divide Register ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 41h R/W PWM Divide 128 64 32 16 8 4 2 1 01h [2] Table 6.30 Fan Configuration 1 Register ADDR R/W REGISTER B7 B6 B5 B4 B3 B2 B1 B0 DEFAULT 42h R/W Fan Configuration 1 EN_ ALGO RANGE[1:0] EDGES[1:0] UPDATE[2:0] 2Bh Drive VALUE 255 --------------------- 100% = f PWM PWM base freqeuncy PWM Divide Setting ---------------------------------------------------------------- = |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |