 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
ST-PLC-AFE Fiches technique(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST-PLC-AFE Fiches technique(HTML) 28 Page - STMicroelectronics |
|
|
28 / 58 page  SPI interfaces ST-PLC-AFE 28/58 DocID028727 Rev 1 6 SPI interfaces The ST-PLC-AFE interface supports SPI mode 0.0 and 1.1. A host SPI frame consists of a read/write bit, a 3-bit register address, and a 12-data bit register. Data are shifted out on the falling edge of the SCLK and latched on the rising edge of the SCLK. Refer to Section 6.1: SPI timing for a valid host and SPI communication protocol. When nCS = 1, the state machine is reset asynchronously to the R/W state. The nCS does not need to go high between transfers but, it must be low during the entire transfer. Address bits identify target registers for writing data. There are three address bits which allow 8 x 12 bit registers, including the DAC register. Received data are stored in the target register on the 16th edge of the SCLK, if R/W is low. 6.1 SPI timing Figure 12. SPI mode 0.0 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
