L7292 datasheet(42/60 Pages) STMICROELECTRONICS

42 / 60 page

Buck regulator description

L7292

42/60

DocID028601 Rev 1

SEQCFG.DLY1 - Delay 1 - delay before de-assert POR (if enabled) and before starting

sequence (if enabled)

If SEQCFG Bit 7 = 0



0x0: 10 ms



0x1: 12 ms



0x2: 14 ms



0x3: 16 ms



0x4: 18 ms



0x5: 20 ms



0x6: 22 ms



0x7: 24 ms

If SEQCFG Bit 7 = 1



Delay1 = 8 ms

At the power up two conditions have to be asserted before to enable the ON phase of

switching regulators.

LDO INT voltage = 1.8 V

SUP voltage ≥ 2.8 V

When these conditions are asserted the default conditions stored in the EEPROM are

performed.

During this phase the comparators related to each BUCKx and Vsupply track the output

voltage with the threshold defined by the regulator adjustment bits.

After the BUCKx, Vsupplyx, and LDO INT are good, a programmable reset delay timeout

begins. After the programmed delay, the POR pin is pulled high through the internal pull-up

resistor to VBUS enabling the entire functionalities.

The timing detail is as follows (based on the default soft-start order and delays programmed

in the EEPROM): when the last start-up of regulators has ended (BUCK2 is the last one in

soft-start sequence, by default), it starts the count of two Delay 2, and then the POR delay

count (Delay 1) begins.

This means that with the default settings (Dly 1 = 8 ms, Dly 2 = 0.5 ms), the POR is released

and starts to be pulled up through the internal resistor 9 ms after the end of the start-up

routine of the last regulator.

L7292 Fiches technique(PDF) 42 Page - STMicroelectronics

L7292 Fiches technique(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Fiches technique Télécharger

Lien URL