Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

XC164CS Fiches technique(PDF) 22 Page - Infineon Technologies AG

No de pièce XC164CS
Description  16-Bit Single-Chip Microcontroller
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INFINEON [Infineon Technologies AG]
Site Internet  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC164CS Fiches technique(HTML) 22 Page - Infineon Technologies AG

Back Button XC164CS Datasheet HTML 18Page - Infineon Technologies AG XC164CS Datasheet HTML 19Page - Infineon Technologies AG XC164CS Datasheet HTML 20Page - Infineon Technologies AG XC164CS Datasheet HTML 21Page - Infineon Technologies AG XC164CS Datasheet HTML 22Page - Infineon Technologies AG XC164CS Datasheet HTML 23Page - Infineon Technologies AG XC164CS Datasheet HTML 24Page - Infineon Technologies AG XC164CS Datasheet HTML 25Page - Infineon Technologies AG XC164CS Datasheet HTML 26Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 71 page
background image
XC164
Derivatives
Functional Description
Data Sheet
18
V2.1, 2003-06
3.3
Central Processing Unit (CPU)
The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage
instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply
and accumulate unit (MAC), a register-file providing three register banks, and dedicated
SFRs. The ALU features a multiply and divide unit, a bit-mask generator, and a barrel
shifter.
Figure 4
CPU Block Diagram
Based on these hardware provisions, most of the XC164’s instructions can be executed
in just one machine cycle which requires 25 ns at 40 MHz CPU clock. For example, shift
and rotate instructions are always processed during one machine cycle independent of
the number of bits to be shifted. Also multiplication and most MAC instructions execute
in one single cycle. All multiple-cycle instructions have been optimized so that they can
be executed very fast as well: for example, a 32-/16-bit division is started within 4 cycles,
while the remaining 15 cycles are executed in the background. Another pipeline
CSP
IP
CPUCON1
CPUCON2
FIFO
IFU
IDX0
IDX1
QX1
QX0
QR1
QR0
SP
SPSEG
VECSEG
STKOV
STKUN
DPP0
DPP1
DPP3
DPP2
+/-
+/-
ADU
MDL
MDH
MAL
Division Unit
MAH
Multiply Unit
MSW
MCW
ALU
RF
+/-
+/-
Zeros
PSW
Ones
MRW
TFR
CPUID
MDC
Barrel-Shifter
Bit-Mask-Gen.
Multiply Unit
WB
MAC
CPU
Buffer
CP
2-Stage
Prefetch
Pipeline
5-Stage
Pipeline
IPIP
DPRAM
data in
data out
DMU
R15
R14
R0
R1
GPRs
R15
R14
R0
R1
GPRs
R15
R14
R0
R1
GPRs
R15
R14
R0
R1
GPRs
SRAM
address
Peripheral-Bus
PMU
Internal Program Memory
System-Bus
System-Bus
Prefetch Unit
Branch Unit
Return Stack
Injection/Exception
Handler



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com