Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

XC164CS Fiches technique(PDF) 63 Page - Infineon Technologies AG

No de pièce XC164CS
Description  16-Bit Single-Chip Microcontroller
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INFINEON [Infineon Technologies AG]
Site Internet  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

XC164CS Fiches technique(HTML) 63 Page - Infineon Technologies AG

Back Button XC164CS Datasheet HTML 59Page - Infineon Technologies AG XC164CS Datasheet HTML 60Page - Infineon Technologies AG XC164CS Datasheet HTML 61Page - Infineon Technologies AG XC164CS Datasheet HTML 62Page - Infineon Technologies AG XC164CS Datasheet HTML 63Page - Infineon Technologies AG XC164CS Datasheet HTML 64Page - Infineon Technologies AG XC164CS Datasheet HTML 65Page - Infineon Technologies AG XC164CS Datasheet HTML 66Page - Infineon Technologies AG XC164CS Datasheet HTML 67Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 71 page
background image
XC164
Derivatives
Timing Parameters
Data Sheet
59
V2.1, 2003-06
5.2
External Clock Drive XTAL1
Figure 17
External Clock Drive XTAL1
Note: If the on-chip oscillator is used together with a crystal or a ceramic resonator, the
oscillator frequency is limited to a range of 4 MHz to 16 MHz.
It is strongly recommended to measure the oscillation allowance (negative
resistance) in the final target system (layout) to determine the optimum
parameters for the oscillator operation. Please refer to the limits specified by the
crystal supplier.
When driven by an external clock signal it will accept the specified frequency
range. Operation at lower input frequencies is possible but is guaranteed by
design only (not 100% tested).
Table 16
External Clock Drive Characteristics
(Operating Conditions apply)
Parameter
Symbol
Limit Values
Unit
min.
max.
Oscillator period
tOSC SR 20
2501)
1)
The maximum limit is only relevant for PLL operation to ensure the minimum input frequency for the PLL.
ns
High time2)
2)
The clock input signal must reach the defined levels
VILC and VIHC.
t1
SR
6
ns
Low time2)
t2
SR
6
ns
Rise time2)
t3
SR
8
ns
Fall time2)
t4
SR
8
ns
MCT05138
3
t
4
t
VIHC
VILC
V
DDI
0.5
1
t
2
t
OSC
t



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com