RM0312 datasheet(41/275 Pages) STMICROELECTRONICS

41 / 275 page

DocID022352 Rev 3

41/275

RM0312

Interrupt controller (ITC)

Figure 6. Interrupt processing flowchart

Caution:

If the interrupt mask bits I0 and I1 are set within an interrupt service routine (ISR) with the

instruction SIM, removal of the interrupt mask with RIM causes the software priority to be

set to level 0.

To restore the correct priority when disabling and enabling interrupts inside an ISR, follow

the procedures presented in Table 8 for disabling and enabling the interrupts.

5.2.1

Servicing pending interrupts

Several interrupts can be pending at the same time. The interrupt to be taken into account is

determined by the following two-step process:

The highest software priority interrupt is serviced.

If several interrupts have the same software priority then the interrupt with the highest

hardware priority is serviced first.

When an interrupt request is not serviced immediately, it is latched and then processed

when its software priority combined with the hardware priority becomes the highest one.

Note:

The hardware priority is exclusive while the software one is not. This allows the previous

process to succeed with only one interrupt.

RESET and TRAP are considered as having the highest software priority in the decision

process.

“IRET”

RESTORE PC, X, Y, A, CCR

STACK PC, X, Y, A, CCR

LOAD I1:0 FROM INTERRUPT SW REG.

FETCH NEXT

RESET

TRAP

PENDING

INSTRUCTION

I1:0

FROM STACK

LOAD PC FROM INTERRUPT VECTOR

Interrupt has the same or a

lower software priority

THE INTERRUPT

STAYS PENDING

than current one

EXECUTE

INSTRUCTION

INTERRUPT

Table 9. Interrupt enabling/disabling inside an ISR

Disabling the interrupts

Enabling the interrupts

#asm

PUSH CC

POP ISR_CC(1)

SIM

#endasm

1. IRS_CC is a variable which stores the current value of the CC register.

#asm

PUSH ISR_CC(1)

POP CC

#endasm

RM0312 Fiches technique(PDF) 41 Page - STMicroelectronics

RM0312 Fiches technique(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL