| Moteur de recherche de fiches techniques de composants électroniques |
|
AM79C970A Fiches technique(PDF) 47 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C970A Fiches technique(HTML) 47 Page - Advanced Micro Devices |
|
47 / 219 page ![]() P R E L I M I N A R Y AMD 47 Am79C970A The following figure shows a typical burst write access. The PCnet-PCI II controller arbitrates for the bus, is granted access, and writes four 32-bit words (DWords) to the system memory and then releases the bus. In this example, the memory system extends the data phase of the first access by one wait state. The following three data phases take one clock cycle each, which is deter- mined by the timing of TRDY. The example assumes that EXTREQ (BCR18, bit 8) is set to ONE, therefore, REQ is not deasserted until the next to last data phase is finished. 19436A-19 FRAME CLK AD IRDY TRDY C/ BE DEVSEL REQ GNT 1 2345678 ADDR DATA DATA DATA BE 0111 9 PAR PAR PAR PAR PAR DATA PAR DEVSEL is sampled Figure 16. Burst Write Transfer (EXTREQ = 1) |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |