STA321MPL datasheet(16/50 Pages) STMICROELECTRONICS

16 / 50 page

I2C bus operation

STA321MP

16/50

Doc ID 022647 Rev 1

address and if a match is found, it acknowledges the identification on SDA bus during the

9th-bit time. The byte following the device identification byte is the internal space address.

5.3

Write operation

Following the START condition the master sends a device select code with the RW bit set

to 0. The STA321MP acknowledges this and then waits for the byte of internal address.

After receiving the internal byte address the STA321MP again responds with an

acknowledgement.

5.3.1

Byte write

In the byte write mode the master sends one data byte, which is acknowledged by the FFX

core. The master then terminates the transfer by generating a STOP condition.

5.3.2

Multi-byte write

The multi-byte write modes can start from any internal address. The master generating a

STOP condition terminates the transfer.

Figure 4.

Write mode sequence

Figure 5.

Read mode sequence

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DATA IN

ACK

STOP

BYTE

WRITE

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DATA IN

ACK

STOP

MULTIBYTE

WRITE

DATA IN

ACK

AM045330v1

DEV-ADDR

ACK

START

DATA

NO ACK

STOP

CURRENT

ADDRESS

READ

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DEV-ADDR

ACK

STOP

RANDOM

ADDRESS

READ

DATA

NO ACK

DEV-ADDR

ACK

START

DATA

ACK

DATA

ACK

STOP

SEQUENTIAL

CURRENT

READ

DATA

NO ACK

DEV-ADDR

ACK

START

SUB-ADDR

ACK

DEV-ADDR

ACK

SEQUENTIAL

RANDOM

READ

DATA

ACK

DATA

ACK

NO ACK

STOP

DATA

RW=

HIGH

AM045331v1

STA321MPL Fiches technique(PDF) 16 Page - STMicroelectronics

STA321MPL Fiches technique(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Fiches technique Télécharger

Lien URL