STM8L101F1P3ATR datasheet(11/81 Pages) STMICROELECTRONICS

11 / 81 page

STM8L101xx

Product overview

Doc ID 15275 Rev 11

11/81

3.5

Memory

The STM8L101xx devices have the following main features:

●

1.5 Kbytes of RAM

●

The EEPROM is divided into two memory arrays (see the STM8L reference manual for

details on the memory mapping):

–

Up to 8 Kbytes of low-density embedded Flash program including up to 2 Kbytes

of data EEPROM. Data EEPROM and Flash program areas can be write protected

independently by using the memory access security mechanism (MASS).

–

64 option bytes (one block) of which 5 bytes are already used for the device.

Error correction code is implemented on the EEPROM.

3.6

Low power modes

To minimize power consumption, the product features three low power modes:

●

Wait mode: CPU clock stopped, selected peripherals at full clock speed.

●

Active-halt mode: CPU and peripheral clocks are stopped. The programmable wakeup

time is controlled by the AWU unit.

●

Halt mode: CPU and peripheral clocks are stopped, the device remains powered on.

Wakeup is triggered by an external interrupt.

3.7

Voltage regulators

The STM8L101xx embeds an internal voltage regulator for generating the 1.8 V power

supply for the core and peripherals.

This regulator has two different modes: main voltage regulator mode (MVR) and low power

voltage regulator mode (LPVR). When entering Halt or Active-halt modes, the system

automatically switches from the MVR to the LPVR in order to reduce current consumption.

3.8

Clock control

The STM8L101xx embeds a robust clock controller. It is used to distribute the system clock

to the core and the peripherals and to manage clock gating for low power modes. This

system clock is a 16-MHz High Speed Internal RC oscillator (HSI RC), followed by a

programmable prescaler.

In addition, a 38 kHz low speed internal RC oscillator is used by the independent watchdog

(IWDG) and Auto-wakeup unit (AWU).

3.9

Independent watchdog

The independent watchdog (IWDG) peripheral can be used to resolve processor

malfunctions due to hardware or software failures.

It is clocked by the 38 kHZ LSI internal RC clock source, and thus stays active even in case

of a CPU clock failure.

STM8L101F1P3ATR Fiches technique(PDF) 11 Page - STMicroelectronics

STM8L101F1P3ATR Fiches technique(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Fiches technique Télécharger

Lien URL