| Moteur de recherche de fiches techniques de composants électroniques |
|
ATtiny10 Fiches technique(PDF) 84 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATtiny10 Fiches technique(HTML) 84 Page - ATMEL Corporation |
|
84 / 168 page ![]() 84 8127C–AVR–10/09 ATtiny4/5/9/10 Figure 13-1. Analog to Digital Converter Block Schematic 13.4 Starting a Conversion Make sure the ADC is powered by clearing the ADC Power Reduction bit, PRADC, in the Power Reduction Register, PRR (see “PRR – Power Reduction Register” on page 26). A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC. This bit stays high as long as the conversion is in progress and will be cleared by hardware when the conversion is completed. If a different data channel is selected while a conversion is in progress, the ADC will finish the current conversion before performing the channel change. Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering is enabled by setting the ADC Auto Trigger Enable bit, ADATE in ADCSRA. The trigger source is selected by setting the ADC Trigger Select bits, ADTS in “ADCSRB – ADC Control and Status Register B”. See Table 13-4 on page 95 for a list of the trigger sources. When a positive edge occurs on the selected trigger signal, the ADC prescaler is reset and a conversion is started. This provides a method of starting conversions at fixed intervals. If the trigger signal still is set when the conversion completes, a new conversion will not be started. If another positive edge occurs on the trigger signal during conversion, the edge will be ignored. Note that an interrupt flag will be set even if the specific interrupt is disabled. A conversion can thus be triggered with- out causing an interrupt. However, the interrupt flag must be cleared in order to trigger a new conversion at the next interrupt event. ADMUX DECODER 8-BIT DATA BUS ADCSRA ADCL TRIGGER SELECT VREF PRESCALER CONVERSION LOGIC 8-BIT DAC ADCSRB - + ADC3 ADC2 ADC1 ADC0 VCC INPUT MUX ADC IRQ SAMPLE & HOLD COMPARATOR |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |