 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
H8SX1663 Fiches technique(PDF) 302 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 Fiches technique(HTML) 302 Page - Renesas Technology Corp |
|
|
302 / 1158 page  Section 6 Bus Controller (BSC) Rev.1.00 Jun. 07, 2006 Page 250 of 1102 REJ09B0294-0100 Some DRAMs having the self-refresh mode needs longer precharge time of the RAS signal immediately after the self-refresh mode than that in normal operation. From one to seven of precharge cycles immediately after a self-refresh cycle can be inserted. Precharging is also performed according to bits TPC1 and TPC0 in DRACCR. Set the precharge time so that the precharge time immediately after a self-refresh cycle is optimal. Figure 6.57 shows a timing example when one precharge cycle is added. T p T r T c1 T c2 TRp1 TRc4 TRc3 Address bus Software standby DRAM space write B φ RD OE Data bus RAS LUCAS LLCAS WE BS RD/ WR High High High Figure 6.57 Timing Example when 1 Precharge Cycle Added |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
