H8SX1663 datasheet(179/1158 Pages) RENESAS

179 / 1158 page

Section 5 Interrupt Controller

Rev.1.00 Jun. 07, 2006 Page 127 of 1102

REJ09B0294-0100

Table 5.8 shows a setting example of the priority control function over the DTC and DMAC and

the transfer request control state. A priority level can be independently set to each DMAC channel,

but the table only shows one channel for example. Transfers through the DMAC channels can be

separately controlled by assigning different priority levels for channels.

Table 5.8

Example of Priority Control Function Setting and Control State

Transfer Request Control State

Interrupt Control

Mode

CPUPCE in

CPUPCR

CPUP2 to

CPUP0

DTCP2 to

DTCP0

DMAP2 to

DMAP0

DTC

DMAC

Any

Enabled

B'000

Enabled

B'100

B'000

Masked

B'100

B'000

B'011

Masked

B'100

B'111

B'101

Enabled

B'000

B'111

B'101

Enabled

Any

Enabled

B'000

Enabled

B'000

B'011

B'101

Enabled

B'011

B'101

Enabled

B'100

B'011

B'101

Masked

Enabled

B'101

B'011

B'101

Masked

Enabled

B'110

B'011

B'101

Masked

B'111

B'011

B'101

Masked

B'101

B'011

B'101

Masked

Enabled

B'101

B'110

B'101

Enabled

H8SX1663 Fiches technique(PDF) 179 Page - Renesas Technology Corp

H8SX1663 Fiches technique(HTML) 179 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL