 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
H8SX1663 Fiches technique(PDF) 355 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 Fiches technique(HTML) 355 Page - Renesas Technology Corp |
|
|
355 / 1158 page  Section 6 Bus Controller (BSC) Rev.1.00 Jun. 07, 2006 Page 303 of 1102 REJ09B0294-0100 6.12.2 Pin States in Idle Cycle Table 6.31 shows the pin states in an idle cycle. Table 6.31 Pin States in Idle Cycle Pins Pin State A23 to A0 Contents of following bus cycle D15 to D0 High impedance CSn (n = 7 to 0) High* 1 LUCAS, LLCAS High DQMLU, DQMLL High* 2 AS High RD High BS High RD/ WR High* 3 AH low LHWR, LLWR High LUB, LLB High CKE High OE High RAS High/Low* 4 CAS High WE High DACKn (n = 3 to 0) High Notes: 1. Low when accessing the SDRAM in full access cycle 2. Low when reading the SDRAM in full access cycle 3. Low when accessing or writing to the DRAM/SDRAM in full access cycle 4. The pin state varies depending on the DRAM space access/ area access other than the DRAM space, or RAS up mode/RAS down mode. For details, see figures 6.96 and 6.98. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
