| Moteur de recherche de fiches techniques de composants électroniques |
|
HD6432351 Fiches technique(PDF) 152 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6432351 Fiches technique(HTML) 152 Page - Renesas Technology Corp |
|
152 / 1025 page ![]() Section 5 Interrupt Controller Rev. 3.00 Sep 15, 2006 page 118 of 988 REJ09B0330-0300 5.6.2 Block Diagram Figure 5.9 shows a block diagram of the DTC and DMAC interrupt controller. DMAC Selection circuit DTCER DTVECR Control logic Determination of priority CPU DTC DTC activation request vector number Clear signal CPU interrupt request vector number Select signal Interrupt request Interrupt source clear signal IRQ interrupt On-chip supporting module Clear signal Interrupt controller I, I2 to I0 SWDTE clear signal Figure 5.9 Interrupt Control for DTC and DMAC |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |