HD6432351 datasheet(148/1025 Pages) RENESAS

148 / 1025 page

Section 5 Interrupt Controller

Rev. 3.00 Sep 15, 2006 page 114 of 988

REJ09B0330-0300

5.4.5

Interrupt Response Times

The H8S/2350 Group is capable of fast word transfer instruction to on-chip memory, and the

program area is provided in on-chip ROM* and the stack area in on-chip RAM, enabling high-

speed processing.

Table 5.9 shows interrupt response times - the interval between generation of an interrupt request

and execution of the first instruction in the interrupt handling routine. The execution status

symbols used in table 5.9 are explained in table 5.10.

Note: * Only applies to the H8S/2351.

Table 5.9

Interrupt Response Times

Normal Mode

Advanced Mode

No.

Execution Status

INTM1 = 0

INTM1 = 1

INTM1 = 0

INTM1 = 1

Interrupt priority determination*

Number of wait states until

executing instruction ends*

1 to

19+2·SI

1 to

19+2·SI

1 to

19+2·SI

1 to

19+2·SI

PC, CCR, EXR stack save

2·SK

3·SK

2·SK

3·SK

Vector fetch

2·SI

Instruction fetch*

2·SI

Internal processing*

Total (using on-chip memory)

11 to 31

12 to 32

13 to 33

Notes: 1. Two states in case of internal interrupt.

2. Refers to MULXS and DIVXS instructions.

3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

4. Internal processing after interrupt acceptance and internal processing after vector fetch.

HD6432351 Fiches technique(PDF) 148 Page - Renesas Technology Corp

HD6432351 Fiches technique(HTML) 148 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL