 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
VL6624 Fiches technique(PDF) 94 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VL6624 Fiches technique(HTML) 94 Page - STMicroelectronics |
|
|
94 / 106 page  Electrical characteristics VL6624/VS6624 94/106 13.7 Parallel data interface timing VL6624/VS6624 contains a parallel data output port (D[7:0]) and associated qualification signals (HSYNC, VSYNC, PCLK and FSO). This port can be enabled and disabled (tri-stated) to facilitate multiple camera systems or bit-serial output configurations. The port is disabled (high impedance) upon reset. Figure 36. Parallel data output video timing Table 51. Parallel data interface timings Symbol Description Min. Max. Unit fPCLK PCLK frequency 54 MHz tPCLKL PCLK low width [1/2*(1/fPCLK)] - 3.9 [1/2*(1/fPCLK)] + 3.9 ns tPCLKH PCLK high width [1/2*(1/fPCLK)] - 3.9 [1/2*(1/fPCLK)] + 3.9 ns tDV PCLK to output valid -5.15 1.62 ns tPCLKL tPCLKH 1/fPCLK PCLK D[0:7] HSYNC, polarity = 0 tDV Valid VSYNC |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
