ADS5294IPFPR datasheet(46/82 Pages) TI2

46 / 82 page

ADS5294

SLAS776E – NOVEMBER 2011 – REVISED APRIL 2018

www.ti.com

Product Folder Links: ADS5294

Submit Documentation Feedback

9.6.1 Description Of Serial Registers

9.6.1.1 Power-Down Modes

Table 7. Power-Down Mode Register

ADDR.

(HEX)

D15

D14

D13

D12

D11

D10

NAME

PDN_CH<8:1>

PDN_PARTIAL

PDN_COMPLETE

PDN_PIN_CFG

Each of the eight channels can be individually powered down. PDN_CH<N> controls the power-down mode for

ADC channel <N>. In addition to channel-specific power-down, the ADS5294 also has two global power-down

modes:

1. The partial power-down mode partially powers down the chip. Recovery time from the partial power-down

mode is about 10 µs provided that the clock has been running for at least 50 µs before exiting this mode.

2. The complete power-down mode completely powers down the chip This mode involves a much longer

recovery time 100 µs.

In addition to programming the chip in either of these two power-down modes (through either the PDN_PARTIAL

or PDN_COMPLETE bits), the PD pin itself can be configured as either a partial power-down pin or a complete

power-down pin control. For example, if PDN_PIN_CFG=0 (default), when the PD pin is high, the device enters

complete power-down mode. However, if PDN_PIN_CFG=1, when the PD pin is high, the device enters partial

power-down mode.

9.6.1.2 Low Frequency Noise Suppression Mode

Table 8. Low Frequency Noise Suppression Mode Register

ADDR.

(HEX)

D15

D14

D13

D12

D11

D10

NAME

LFNS_CH<8:1>

The low-frequency noise suppression mode is useful in applications where good noise performance is desired in

the frequency band of 0 to 1 MHz (around DC). Setting this mode shifts the low-frequency noise of the ADS5294

to approximately Fs / 2, thereby, moving the noise floor around DC to a much lower value. LFNS_CH<8:1>

enables this mode individually for each channel. See Figure 38 and Figure 39.

9.6.1.3 Analog Input Invert

Table 9. Analog Input Invert Register

ADDR.

(HEX)

D15

D14

D13

D12

D11

D10

NAME

INVERT_CH<8:1>

ADS5294IPFPR Fiches technique(PDF) 46 Page - Texas Instruments

ADS5294IPFPR Fiches technique(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Fiches technique Télécharger

Lien URL