| Moteur de recherche de fiches techniques de composants électroniques |
|
ADS5294IPFPR Fiches technique(PDF) 21 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADS5294IPFPR Fiches technique(HTML) 21 Page - Texas Instruments |
|
21 / 82 page ![]() Frame Clock FCLK Freq = fCLKIN/2 Input Clock CLKIN Freq = fCLKIN D13 (D0) Data bit in MSB First mode Data bit in LSB First mode Bit Clock DCLK Freq = 3.5 x fCLKIN Output Data CHnOUT B Data rate = 7 x fCLKIN Input Signal ta Sample N D13 (D0) D12 (D1) D11 (D2) D10 (D3) D9 (D4) D8 (D5) SAMPLE N-td Output Data CHnOUT A Data rate = 7 x fCLKIN D6 (D7) D5 (D8) D4 (D9) D3 (D10) D2 (D11) D1 (D12) D7 (D6) D0 (D13) D8 (D5) D1 (D12) D7 (D6) D0 (D13) D13 (D0) D12 (D1) D11 (D2) D10 (D3) D9 (D4) D8 (D5) D6 (D7) D5 (D8) D4 (D9) D3 (D10) D2 (D11) D1 (D12) D7 (D6) D0 (D13) Sample N-1 21 ADS5294 www.ti.com SLAS776E – NOVEMBER 2011 – REVISED APRIL 2018 Product Folder Links: ADS5294 Submit Documentation Feedback Copyright © 2011–2018, Texas Instruments Incorporated Figure 6. Enlarged 2-Wire LVDS Timing Diagram (14 bit) Figure 7. Definition of Setup and Hold Times tSU = min(tSU1, tSU2); tH = min(tH1, tH2) |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |