AS3953B datasheet(54/65 Pages) AMSOSRAM

54 / 65 page

ams Datasheet

Page 53

[v1-04] 2016-Jan-07

Document Feedback

AS3953B − Application Information

Figure 62:

Auxiliary Interrupt Register

Note(s):

1. At power-up and after Set Default command content of this register is set to 0.

2. After Auxiliary Interrupt Register has been read its content is set to 0.

Figure 63:

FIFO Status Register 1

Note(s):

1. At power-up and after direct commands Set Default and Clear content of this register is set to 0.

Address# 0Bh : Auxiliary Interrupt

Type: R

Bit

Name

Function

Comments

7I_des

IRQ due to reception of DESELECT

command

6I_er_fr

Framing error

I_er_par

Parity error

In case of parity or/and CRC error

the receive data is still put in FIFO,

error IRQ is additionally send.

I_er_crc

CRC error

I_er_fifo

FIFO error (overflow/underflow)

See FIFO Status Register 2

2I_eew

IRQ due to successful termination of

EEPROM programming

In case EEPROM write command

was sent through SPI

I_er_eew

Error during EEPROM programming

(writing to write protected word,

writing to nonexistent address)

In case EEPROM write command

was sent through SPI

I_ee_spi

IRQ due to interruption of EEPROM

access due to PICC interface activation

Address# 0Ch : FIFO Status 1

Type: R

Bit

Name

Function

Comments

7RFU

6RFU

5fifo_b5

Number of data bytes (binary coded) in

the FIFO which were not read out

Valid range is from 000000 to

100000

000000 means that there are no

data bytes to be read out

4fifo_b4

3fifo_b3

2fifo_b2

1fifo_b1

0fifo_b0

AS3953B Fiches technique(PDF) 54 Page - ams-OSRAM AG

AS3953B Fiches technique(HTML) 54 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Fiches technique Télécharger

Lien URL