| Moteur de recherche de fiches techniques de composants électroniques |
|
AS621X Fiches technique(PDF) 29 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
AS621X Fiches technique(HTML) 29 Page - OSRAM GmbH |
|
29 / 37 page ![]() Document Feedback AS621x Register Description Datasheet • PUBLIC DS000677 • v4-00 • 2022-May-17 36 │ 28 Figure 31: Bus Timing Specifications Parameter Symbol Fast Mode High Speed Mode Unit Min Max Min Max SCL clock frequency fSCL 0.001 0.4 0.001 3.4 MHz Bus free time between STOP and START condition tBUF 600 160 ns Hold time after repeated START condition tHDSTA 100 100 ns Repeated START condition setup time tSUSTA 100 100 ns Data in hold time tHDDAT 0 0 ns Data out hold time (1) tDH 100 100 ns Data setup time tSUDAT 100 10 ns SCL clock low period tLOW 1300 160 ns SCL clock high period tHIGH 600 60 ns Clock/Data fall time tF 300 80 ns Clock/Data rise time tR 300 80 ns Clock/Data rise time for SCL ≤100 kHz tR 1000 ns (1) The device will hold the SDA line high for 100 ns during the falling edge of the SCL. 6.3.15 Timing Diagrams The following timing diagrams depict the different bus operation modes and data transmission: |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |