| Moteur de recherche de fiches techniques de composants électroniques |
|
AS621X Fiches technique(PDF) 24 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
AS621X Fiches technique(HTML) 24 Page - OSRAM GmbH |
|
24 / 37 page ![]() Document Feedback AS621x Register Description Datasheet • PUBLIC DS000677 • v4-00 • 2022-May-17 36 │ 23 edge of the clock. An acknowledge signal is generated by the addressed slave during the ninth clock pulse. This acknowledge signal is produced by pulling the pin SDA to a low level by the selected slave. Subsequently, the byte data transfer is started and finished by an acknowledge bit. A change in the data signal (SDA) while the clock signal (SCL) is high causes a START or STOP condition. Hence, it must be ensured such a condition is prevented during a data transfer phase. After completing the data transfer, the master generates a STOP condition by pulling the data line (SDA) from low level to high level while the clock signal (SCL) is kept at high level. 6.3.2 Data Interface A bus connection is created by connecting the open drain input/output lines SDA and SCL to the two wire bus. The inputs of SDA and SCL feature Schmitt-trigger inputs as well as low pass filters in order to suppress noise on the bus line. This improves the robustness against spikes on the two wire interface. Both fast transmission mode (1 kHz to 400 kHz) and high-speed transmission mode (1 kHz to 3.4 MHz) are employed to cover different bus speed settings. Any data transfer transmits the MSB first and the LSB as last bit. 6.3.3 Bus Address A slave address consists of seven bits, followed by a data direction bit (read/write operation). The slave address can be selected from 8 different address settings by connecting the pin ADD0 and ADD1 to an appropriate signal as summarized in Figure 28. The ADD0 and the ADD1 pin must not be left unconnected. The address selection with ADD1 is depending on the usage of the ALERT function (described in chapter 6.3.8). In case the ALERT functionality is used, it must be connected via a pull up resistor to VDD. In case the ALERT functionality is not used, the pin must be connected to either SCL or VSS (refer to Figure 28 for details). Figure 28: I²C Address Select Configuration ALERT / ADD1 Connection ADD0 Connection Alert Functionality Enabled Device Address (bin) Device Address (hex) SCL VSS No 100 0100 0x44 SCL VDD No 100 0101 0x45 SCL SDA No 100 0110 0x46 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |