Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

PCF8812U/2 Fiches technique(PDF) 21 Page - NXP Semiconductors

No de pièce PCF8812U/2
Description  65 x 102 pixels matrix LCD driver
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  PHILIPS [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8812U/2 Fiches technique(HTML) 21 Page - NXP Semiconductors

Back Button PCF8812U/2 Datasheet HTML 17Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 18Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 19Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 20Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 21Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 22Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 23Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 24Page - NXP Semiconductors PCF8812U/2 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
2000 Nov 22
21
Philips Semiconductors
Product specification
65
× 102 pixels matrix LCD driver
PCF8812
Notes
1. The maximum possible VLCD voltage that may be generated is dependent on voltage, temperature and (display) load.
2. Internal clock.
3. fSCLK = 0 means no serial clock.
4. During power-down all static currents are switched off.
5. If external VLCD; the display load current is not transmitted to IDD.
6. Tolerance depend on the temperature; (typical null at Tamb =27 °C, maximum tolerance values are measured at the
temperate range limit, maximum tolerance is proportional to VLCD).
7. For TC1 to TC3.
14 AC CHARACTERISTICS
VDD = 2.5 to 5.5 V; VSS =0V; VLCD = 4.5 to 9.0 V; Tamb = −40 to +85 °C; unless otherwise specified.
LCD supply voltage generator
VLCD
VLCD tolerance internally
generated
VDD1 = 2.8 V; VLCD = 7.6 V;
fSCLK = 0; Tamb =25 °C;
display-load = 10
µA;
notes 3, 6 and 7
−300
0
+300
mV
TC
VLCD temperature coefficient VDD1 = 2.8 V; fSCLK =0;
Tamb = −20 to +70 °C;
display load = 10
µA; note 3
coefficient 0
0
× 10−3
1/
°C
coefficient 1
−−0.76 × 10−3
1/
°C
coefficient 2
−−1.05 × 10−3
1/
°C
coefficient 3
−−2.10 × 10−3
1/
°C
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
fOSC
oscillator frequency
VDD1 = 2.8 V;
Tamb = −20 to +70 °C
22
38
67
kHz
fclk(ext)
external clock frequency
20
38
67
kHz
fframe
frame frequency
fOSC or fclk(ext) = 38 kHz;
note 1
73
Hz
tVHRL
VDD to RES LOW
see Fig.16
0
1
µs
tRW
RES LOW pulse width
see Fig.16
500
−−
ns
Serial bus timing characteristics
fSCLK
clock frequency
VDD1 = 3.0 V ±10%; all
signal timing is based on
20% to 80% of VDD and a
maximum rise and fall time
of 10 ns
0
4.00
MHz
tcyc
clock cycle time
250
−−
ns
tPWH1
SCLK pulse width HIGH
100
−−
ns
tPWL1
SCLK pulse width LOW
100
−−
ns
tS2
SCE set-up time
60
−−
ns
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com