CC2500-RTR1 datasheet(68/84 Pages) TI

68 / 84 page

CC2500

PRELIMINARY Data Sheet (Rev.1.2)

SWRS040A

Page 68 of 83

0x1A: BSCFG – Bit Synchronization configuration

Bit

Field Name

Reset

R/W

Description

7:6

BS_PRE_KI[1:0]

1 (01)

R/W

The clock recovery feedback loop integral gain to be used before a

sync word is detected (used to correct offsets in data rate):

Setting

Clock recovery loop integral gain before sync word

0 (00)

1 (01)

2 (10)

3 (11)

5:4

BS_PRE_KP[1:0]

2 (10)

R/W

The clock recovery feedback loop proportional gain to be used

before a sync word is detected.

Setting

Clock recovery loop proportional gain before sync word

0 (00)

1 (01)

2 (10)

3 (11)

BS_POST_KI

R/W

The clock recovery feedback loop integral gain to be used after a

sync word is detected.

Setting

Clock recovery loop integral gain after sync word

Same as BS_PRE_KI

KI /2

BS_POST_KP

R/W

The clock recovery feedback loop proportional gain to be used after

a sync word is detected.

Setting

Clock recovery loop proportional gain after sync word

Same as BS_PRE_KP

1:0

BS_LIMIT[1:0]

0 (00)

R/W

The saturation point for the data rate offset compensation algorithm:

Setting

Data rate offset saturation (max data rate difference)

0 (00)

±0 (No data rate offset compensation performed)

1 (01)

±3.125% data rate offset

2 (10)

±6.25% data rate offset

3 (11)

±12.5% data rate offset

CC2500-RTR1 Fiches technique(PDF) 68 Page - Texas Instruments

CC2500-RTR1 Fiches technique(HTML) 68 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Fiches technique Télécharger

Lien URL