Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TSI721 Fiches technique(PDF) 57 Page - Renesas Technology Corp

No de pièce TSI721
Description  Table of Contents
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  RENESAS [Renesas Technology Corp]
Site Internet  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

TSI721 Fiches technique(HTML) 57 Page - Renesas Technology Corp

Back Button TSI721 Datasheet HTML 53Page - Renesas Technology Corp TSI721 Datasheet HTML 54Page - Renesas Technology Corp TSI721 Datasheet HTML 55Page - Renesas Technology Corp TSI721 Datasheet HTML 56Page - Renesas Technology Corp TSI721 Datasheet HTML 57Page - Renesas Technology Corp TSI721 Datasheet HTML 58Page - Renesas Technology Corp TSI721 Datasheet HTML 59Page - Renesas Technology Corp TSI721 Datasheet HTML 60Page - Renesas Technology Corp TSI721 Datasheet HTML 61Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 67 page
background image
Tsi721 Datasheet
57
April 4, 2016
Integrated Device Technology
3.7.5
Reference Clocks – PCCLKP/N and REFCLKP/N
Table 32 lists the PCCLKP/N and REFCLKP/N clock electrical characteristics of the Tsi721.
PCCLKP/N and REFCLKP/N require a terminated, DC biased, differential clock source. This type of reference clock is usually
used in PCIe systems but not in S-RIO systems. Different clock technologies can be used with the Tsi721 provided that proper
termination is used.
The following diagrams provide examples of commonly used clock technologies connected to PCCPLKP/N and REFCLKP/N.
The clock source that drives the PCCLK inputs must meet all requirements for the common clock
architecture defined for the reference clock in the PCI Express Base Specification (Rev. 2.1).
Table 32: PCCLKP/N and REFCLKP/NClock Electrical Characteristics
Symbol
Parameter
Minimum
Typical
Maximum
Unit
VIN_DIFF
Differential input voltage (single-ended peak
to peak)
0.3
-
1.0
V
VDC
Input level
0
-
2.5
V
VCMa
a. Common-mode voltage must be supplied by the clock source circuit.
Common-mode input level
0.15
-
2.0
V
FREFCLK
REFCLK clock frequency
100
-
156.25
MHz
SREFCLK
REFCLK stability
-100
-
+100
ppm
TJREFCLK
REFCLK total phase jitter (1 MHz–20 MHz)
-
-
1
ps (rms)
FPCCLK
PCCLK clock frequency
100
-
156.25
MHz
SPCCLK
PCCLK average frequency accuracy
-300
-
300
ppm
CCJPCCLK
PCCLK cycle-to-cycle jitter
-
-
150
ps
FDUTY
Clock duty cycle
40
-
60
%
TER-RISE
Rising edge rate
0.6
-
-
V/ns
TER-FALL
Falling edge rate
0.6
-
-
V/ns
Zinb
b. Clock termination must be implemented on the circuit board.
Clock input impedance
-
High
-
Ohm



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com