CS5320 datasheet(24/160 Pages) AMCC

24 / 160 page

S5320 – PCI Match Maker: Signal Description

DS1656

AMCC Confidential and Proprietary

Revision 5.03 – June 14, 2006

Data Sheet

USER ADD-ON BUS PIN DESCRIPTIONS

The following sets of signals represent the interface pins available for the Add-On bus. The following defines three

signal groups: S5320 register access signals, Pass-Thru channel signals, and general Add-On bus signals.

Table 7. Pass-Thru Data Channel Pins

Signal

Type

Description

PTMODE

Pass-Thru Mode. Configures the Pass-Thru data channel operation. High configures the S5320

in Passive mode allowing other devices to read/write data bus data. Low configures the S5320 in

Active mode. This mode allows the S5320 to actively drive signals and data onto the data bus.

This signal is connected to an internal 50k Ohm pull-up.

PTATN#

out

Pass-Thru Attention. Signals a decoded PCI to Pass-Thru region bus cycle. PTATN# is gener-

ated to signal that Add-On logic Pass-Thru data must be read from or written to the S5320.

PTBURST#

out

Pass-Thru Burst. Informs the Add-On bus that the current Pass-Thru region decoded PCI bus

cycle is a burst access.

PTRDY#/WAIT#

Pass-Thru Ready/Pass-Thru Wait. During passive mode, the signal is referred to as PTRDY#

and is asserted low to indicate Add-On logic has read/written data in response to a PTATN# sig-

nal. During active mode operation, the signal is referred to as WAIT# and can be driven low to

insert wait states or hold the S5320 from clocking data onto the data bus. PTRDY# or WAIT# is

synchronous to ADCLK.

PTNUM[1:0]

out

Pass-Thru Number. Identifies which of the four Pass-Thru regions the PTATN# read/write is

requesting. Only valid for the duration of PTATN# active. 00 = Base Address Register 1, 01 =

Base Address Register 2, 10 = Base Address Register 3, 11 = Base Address Register 4.

PTBE[3:0]#

out

Pass-Thru Byte Enables. During a PCI to Pass-Thru read, PTBE[3:0] indicate which bytes of a

DWORD are to be written into. During a PCI to Pass-Thru write, these pins indicate which bytes

of a DWORD are valid to read. PTBE[3:0]# are only valid while PTATN# is asserted.

PTADR#

t/s

Pass-Thru Address. Is an input when in passive mode. When asserted, the 32-bit Pass-Thru

address register contents are driven onto the DQ[31:0] bus. All other Add-On control signals

must be inactive during the assertion of PTADR# in passive mode. In active mode, becomes an

output and indicates a Pass-Thru address is on the DQ bus. The DQMODE signal does not affect

DQ bus width while the Pass-Thru address is driven.

PTWR

out

Pass-Thru Write. This signal indicates whether the current PCI to Pass-Thru bus transaction is a

read or write cycle. Valid only when PTATN# is active.

DXFER#

out

ACTIVE Transfer complete. When in ACTIVE mode, this output is asserted at the end of every 8-

16- or 32-bit data transfer cycle. This signal is not used in Passive mode.

CS5320 Fiches technique(PDF) 24 Page - Applied Micro Circuits Corporation

CS5320 Fiches technique(HTML) 24 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL