LP3972 datasheet(31/59 Pages) NSC

31 / 59 page

2C Compatible Interface (Continued)

CC_COMM TARGET VOLTAGE 1 DUMMY REGISTER (CDTV1)

CC_COMM Target Voltage 1 Dummy Register (CDTV1) 8h’26 Write Only

Bit

43210

Designation

Reserved

Output Voltage

Reset Value

00000

Note: CDTV1 must be writable by an I2C controller. This is a dummy register

CC_COMM TARGET VOLTAGE 2 DUMMY REGISTER (CDTV2)

CC_COMM Target Voltage 2 Dummy Register (CDTV2) 8h’27 Write Only

Bit

43210

Designation

Reserved

Output Voltage

Reset Value

00000

Note: CDTV2 must be writable by an I2C controller. This is a dummy register and can not be read.

This is a variable voltage supply to the internal SRAM of the Application processor.

LDO5(V

CC_SRAM) TARGET VOLTAGE 1 REGISTER

LDO5(V

CC_SRAM) Target Voltage 1 Register (SDTV1) 8H’29

Bit

4**

3**

2**

1**

0**

Designation

Reserved

LDO 5 Output Voltage (L5OV)

Reset Value

01011

Note: ** denotes one time factory programmable EPROM registers for default values

LDO5(V

CC_SRAM) Target Voltage 1 Register (SDTV1) 8h’29 Definitions

Bit

Access

Name

Description

7:5

—

Reserved

4:0

R/W

B1OV

Data Code

5h’0

5h’1

5h’2

5h’3

5h’4

5h’5

5h’6

5h’7

5h’8

5h’9

5h’A

5h’B

5h’C

5h’D

5h’E

5h’F

Output Voltage

—

0.850

0.875

0.900

0.925

0.950

0.975

1.000

1.025

1.050

1.075

1.100

Data Code

5h’10

5h’11

5h’12

5h’13

5h’14

5h’15

5h’16

5h’17

5h’18

5h’19

5h’1A

5h’1B

5h’1C

5h’1D

5h’1E

5h’1F

Output Voltage

1.125

1.150

1.175

1.200

1.225

1.250

1.275

1.300

1.325

1.350

1.375

1.400

1.425

1.450

1.475

1.500

LP3972 Fiches technique(PDF) 31 Page - National Semiconductor (TI)

LP3972 Fiches technique(HTML) 31 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Fiches technique Télécharger

Lien URL