| Moteur de recherche de fiches techniques de composants électroniques |
|
MPC602EC/D Fiches technique(PDF) 12 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPC602EC/D Fiches technique(HTML) 12 Page - NXP Semiconductors |
|
12 / 26 page ![]() 12 PowerPC 602 RISC Microprocessor Hardware Specifications Figure 4. Output Timing Diagram 1.3.3 JTAG AC Timing Specifications Table 9 provides the JTAG AC timing specifications. Table 9. JTAG AC Timing Specifications (Independent of SYSCLK) Vdd = 3.3 ± 10% V dc, GND = 0 V dc, CL = 50 pF, 0 ≤ TJ ≤ 105 °C Num Characteristic Min Max Unit Notes TCK frequency of operation 0 16 MHz 1 TCK cycle time 62.5 — ns 2 TCK clock pulse width measured at 1.4 V 25 — ns 3 TCK rise and fall times 0 3 ns 4 TRST setup time to TCK rising edge 13 — ns 1 5 TRST assert time 40 — ns 6 Boundary-scan input data setup time 6 — ns 2 7 Boundary-scan input data hold time 27 — ns 2 8 TCK to output data valid 4 25 ns 3 SYSCLK 13 15 TS, BB, BR, VM VM VM = Midpoint Voltage (1.4 V) 14 VM ARTRY 12 13 14 15 AD0–AD63 RESETO, QREQ, CKSTP_OUT TDO 16 13 17 18 12 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |