HC705JJ7GRSSLASHD datasheet(71/230 Pages) NXP

No de pièce	HC705JJ7GRS/D

Description	Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)

PDF	230 Pages

Scroll/Zoom	100%

Fabricant	NXP [NXP Semiconductors]

Site Internet	http://www.nxp.com

Logo

71 / 230 page

Operating Modes

Low-Power Modes

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Operating Modes

Therefore, the lowest power is consumed when OM1 is cleared. The

state with both OM1 and OM2 set is provided so that the EPO can be

started up and allowed to stabilize while the LPO still clocks the MCU.

NOTE:

When switching from LPO to EPO, the user must be careful to ensure

that the EPO has been enabled and powered up long enough to stabilize

before shifting clock sources.

IRQF — External Interrupt Request Flag

The IRQF flag is a clearable, read-only bit that is set when an external

interrupt request is pending. Refer to Section 4. Interrupts for more

details.

IRQR — Interrupt Request Reset

This write-only bit clears the IRQF flag bit and prevents redundant

execution of interrupt routines. Refer to Section 4. Interrupts for

more details.

6.4 Low-Power Modes

Four modes of operation reduce power consumption:

•

Stop mode

•

Wait mode

•

Halt mode

•

Data-retention mode

Figure 6-2 shows the sequence of events in stop, wait, and halt modes.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D Fiches technique(PDF) 71 Page - NXP Semiconductors