MCP960X datasheet(34/57 Pages) MICROCHIP

34 / 57 page

 2015-2021 Microchip Technology Inc.

DS20005426G-page 34

MCP960X/L0X/RL0X

bit 4

Input Range: Temperature Range Detection bit (read-only)

1 = The ADC input Voltage (EMF) or the temperature data from the TH register exceeds the measure-

ment range for the selected thermocouple type

0 = The ADC input Voltage (EMF) or the temperature data from the TH register is within the measure-

ment range for the selected thermocouple type

If this bit is set, then the MCP9600/L00/RL00 input voltage (EMF) to Degree Celsius conversion may be bypassed

under these conditions:

- If the thermocouple EMF exceeds the specified range, then the TH and T registers are not

updated, but the TC register is updated with valid temperature data at the specified interval,

or tCONV.

- If the thermocouple EMF is within the specified range, but the sum with the Cold-Junction

EMF exceeds the specified range, then the TH register is not updated, but the T and TC

registers are updated with valid temperature data at the specified interval, or tCONV. In this

case, the value of the T and TC registers can be used to calculate valid Hot-Junction

Temperature data using the NIST ITS-90 conversion look-up table or polynomial equation.

- To identify date code for devices with this feature, refer to “MCP9600 Rev. A Silicon Errata

and Data Sheet Clarification”, DS80000741.

For the MCP9601/L01/RL01, this bit indicates whether the Thermocouple is disconnected from the

inputs. The VSENSE pin must be connected to the Thermocouple as indicated in Figure 1-1, using RA and

RB resistors. When the Thermocouple is disconnected, the voltage at the inputs exceeds the voltage

range for the selected Thermocouple due to the RA and RB resistors.

bit 3

Alert 4: Status bit (read-only)

1 =TX TALERT4

0 =TX ≤TALERT4

Where: TX is either TH or TC (user-selectable, see Register 5-10).

bit 2

Alert 3: Status bit (read-only)

1 =TX TALERT3

0 =TX ≤TALERT3

Where: TX is either TH or TC (user-selectable, see Register 5-10).

bit 1

Alert 2: Status bit (read-only)

1 =TX TALERT2

0 =TX ≤TALERT2

Where: TX is either TH or TC (user-selectable, see Register 5-10).

bit 0

Alert 1: Status bit (read-only)

1 =TX TALERT1

0 =TX ≤TALERT1

Where: TX is either TH or TC (user-selectable, see Register 5-10).

Note 1: MCP9601/L01/RL01 only.

STATUS REGISTER (CONTINUED)

MCP960X Fiches technique(PDF) 34 Page - Microchip Technology

MCP960X Fiches technique(HTML) 34 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Fiches technique Télécharger

Lien URL