SH7041A datasheet(204/923 Pages) RENESAS

No de pièce	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Fabricant	RENESAS [Renesas Technology Corp]

Site Internet	http://www.renesas.com

Logo

204 / 923 page

166

10.1.4

The BSC has eight registers. These registers are used to control wait states, bus width, and

interfaces with memories like DRAM, ROM, and SRAM, as well as refresh control. The register

configurations are listed in table 10.2.

All registers are 16 bits. Do not access DRAM space before completing the memory interface

settings. All BSC registers are all initialized by a power-on reset, but are not by a manual reset.

Values are maintained in standby mode.

Table 10.2

Name

Abbr.

R/W

Initial Value Address

Access Size

Bus control register 1

BCR1

R/W

H'200F

H'FFFF8620 8, 16, 32

Bus control register 2

BCR2

R/W

H'FFFF

H'FFFF8622 8, 16, 32

Wait state control register 1

WCR1

R/W

H'FFFF

H'FFFF8624 8, 16, 32

Wait state control register 2

WCR2

R/W

H'000F

H'FFFF8626 8, 16, 32

DRAM area control register

DCR

R/W

H'0000

H'FFFF862A 8, 16, 32

Refresh timer control/status register RTCSR

R/W

H'0000

H'FFFF862C 8, 16, 32

Refresh timer counter

RTCNT

R/W

H'0000

H'FFFF862E 8, 16, 32

Refresh time constant register

RTCOR

R/W

H'0000

H'FFFF8630 8, 16, 32

SH7041A Fiches technique(PDF) 204 Page - Renesas Technology Corp

SH7041A Fiches technique(HTML) 204 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL