SH7041A datasheet(187/923 Pages) RENESAS

No de pièce	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Fabricant	RENESAS [Renesas Technology Corp]

Site Internet	http://www.renesas.com

Logo

187 / 923 page

149

information

start address

Memory space

information

Normal mode

Repeat mode

Block transfer mode

DTMR

DTCRA

DTSAR

DTDAR

DTMR

DTCRA

DTSAR

DTDAR

DTIAR

DTMR

DTCRA

DTSAR

DTDAR

DTCRB

Figure 8.5 DTC Register Information Placement in Memory Space

8.3.5

Normal Mode

Performs the transfer of one byte, one word, or one longword for each activation. The total

transfer count is 1 to 65536. An interrupt request is generated to the CPU when the transfer with

DTCRA = 1 ends. Transfers of a number of bytes specified by the SCI are possible.

Table 8.3 shows the register functions for normal mode.

Table 8.3

Normal Mode Register Functions

Values Written Back upon a

Transfer Information Write

Function

When DTCRA

is other than 1

When DTCRA is 1

DTMR

Operation mode

control

DTMR

DTCRA

Transfer count

DTCRA – 1

DTCRA – 1 (= H'0000)

DTSAR

Transfer source

address

Increment/decrement/

fixed

Increment/decrement/

fixed

DTDAR

Transfer destination

address

Increment/decrement/

fixed

Increment/decrement/

fixed

8.3.6

Repeat Mode

Performs the transfer of one byte, one word, or one longword for each activation. Either the

transfer source or transfer destination is designated as the repeat area.

SH7041A Fiches technique(PDF) 187 Page - Renesas Technology Corp

SH7041A Fiches technique(HTML) 187 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL