SH7041A datasheet(631/923 Pages) RENESAS

No de pièce	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Fabricant	RENESAS [Renesas Technology Corp]

Site Internet	http://www.renesas.com

Logo

631 / 923 page

593

17.2.4

Compare Match Timer Constant Register (CMCOR)

The compare match timer constant register (CMCOR) is a 16-bit register that sets the compare

match period with the CMCNT.

The CMCOR is initialized to H'FFFF by power-on resets and by standby mode. There is no

initializing with manual reset.

Bit:

Initial value:

R/W:

R/W

Bit:

Initial value:

R/W:

R/W

17.3

Operation

17.3.1

Period Count Operation

When an internal clock is selected with the CKS1, CKS0 bits of the CMCSR register and the STR

bit of the CMSTR is set to 1, the CMCNT begins incrementing with the selected clock. When the

CMCNT counter value matches that of the compare match constant register (CMCOR), the

CMCNT counter is cleared to H'0000 and the CMF flag of the CMCSR register is set to 1. If the

CMIE bit of the CMCSR register is set to 1 at this time, a compare match interrupt (CMI) is

requested. The CMCNT counter begins counting up again from H'0000.

Figure 17.2 shows the compare match counter operation.

CMCOR

H'0000

CMCNT value

Time

Counter cleared by

CMCOR compare match

Figure 17.2 Counter Operation

SH7041A Fiches technique(PDF) 631 Page - Renesas Technology Corp