SH7041A datasheet(460/923 Pages) RENESAS

No de pièce	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Fabricant	RENESAS [Renesas Technology Corp]

Site Internet	http://www.renesas.com

Logo

460 / 923 page

422

(9) Operation when Rrror Occurs during PWM Mode 1 Operation, and Operation is

Restarted in PWM Mode 2: Figure 12.104 shows an explanatory diagram of the case where an

error occurs in PWM mode 1 and operation is restarted in PWM mode 2 after re-setting.

RESET

TMDR

(PWM1)

TOER

(1)

PFC

(MTU)

TIOR

(1 init

0 out)

TSTR

(1)

Match

Error

occurs

PFC

(PORT)

TSTR

(0)

TMDR

(PWM2)

TIOR

(1 init

0 out)

PFC

(MTU)

TSTR

(1)

MTU output

TIOC*A

TIOC*B

Port output

PEn

• Not initialized (TIOC*B)

• Not initialized (cycle register)

n=0 to 15

High-Z

Figure 12.104 Error Occurrence in PWM Mode 1, Recovery in PWM Mode 2

1 to 10 are the same as in figure 12.102.

11.Set PWM mode 2.

12. Initialize the pins with TIOR. (In PWM mode 2, the cycle register pins are not initialized.)

13.Set MTU output with the PFC.

14.Operation is restarted by TSTR.

Note:

PWM mode 2 can only be set for channels 0–2, and therefore TOER setting is not

necessary.

SH7041A Fiches technique(PDF) 460 Page - Renesas Technology Corp

SH7041A Fiches technique(HTML) 460 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL