SH7041A datasheet(372/923 Pages) RENESAS

No de pièce	SH7041A

Description	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

Fabricant	RENESAS [Renesas Technology Corp]

Site Internet	http://www.renesas.com

Logo

372 / 923 page

334

Procedure for Setting Buffer Mode (Figure 12.19):

1.Use the timer I/O control register (TIOR) to set the TGR as either an input capture or output

compare register.

2.Use the timer mode register (TMDR) BFA, and BFB bits to set the TGR for buffer mode.

3.Set the CST bit in the TSTR to 1 to start the count operation.

Select TGR function

Buffer mode

Select buffer mode

Start counting

Buffer mode

Figure 12.19 Buffer Operation Setting Procedure

Buffer Operation Examples—when TGR Is an Output Compare Register: Figure 12.20

shows an example of channel 0 set to PWM mode 1, and the TGRA and TGRC registers set for

buffer operation.

The TCNT counter is cleared by a compare-match B, and the output is a 1 upon compare-match A

and 0 output upon compare-match B. Because buffer mode is selected, a compare-match A

changes the output, and the buffer register TGRC value is simultaneously transferred to the

general register TGRA. This operation is repeated with each occurrence of a compare-match A.

See section 12.4.6, PWM Mode, for details on the PWM mode.

SH7041A Fiches technique(PDF) 372 Page - Renesas Technology Corp