Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STM32MP151C Fiches technique(PDF) 126 Page - STMicroelectronics

No de pièce STM32MP151C
Description  Arm® Cortex®-A7 800 MHz Cortex®-M4 MPU, TFT, 35 comm. interfaces, 25 timers, adv. analog, crypto
PDF  253 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32MP151C Fiches technique(HTML) 126 Page - STMicroelectronics

Back Button STM32MP151C Datasheet HTML 122Page - STMicroelectronics STM32MP151C Datasheet HTML 123Page - STMicroelectronics STM32MP151C Datasheet HTML 124Page - STMicroelectronics STM32MP151C Datasheet HTML 125Page - STMicroelectronics STM32MP151C Datasheet HTML 126Page - STMicroelectronics STM32MP151C Datasheet HTML 127Page - STMicroelectronics STM32MP151C Datasheet HTML 128Page - STMicroelectronics STM32MP151C Datasheet HTML 129Page - STMicroelectronics STM32MP151C Datasheet HTML 130Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 253 page
background image
Electrical characteristics
STM32MP151C/F
126/253
DS12501 Rev 3
Figure 13. VDDCORE rise time from reset
Table 14. Operating conditions at power-up / power-down
Symbol
Parameter
Min
Max
Unit
tVDD(1)
1. VDD must be present before VDDCORE .
VDD rise time rate
0
µs/V
VDD fall time rate
10
tVDDA
VDDA rise time rate
0
VDDA fall time rate
10
tVDD3V3_USB(2)
tVDD3V3_USBHS
tVDD3V3_USBFS
2. VDDA1V8_REG must be present before VDD3V3_USBHS.
VDD3V3_USBxx rise time rate
0
VDD3V3_USBxx fall time rate
10
tVDDCORE
VDDCORE rise time rate (from
reset to RUN mode)
-
2000(3)
3. In case VDDCORE rise time is larger than 2 ms/V, user should control the NRST_CORE signal with a Power
Good (PG) control signal from the external regulator to avoid dysfunction of the device due to VDDCORE
potentially not yet established when internal reset signal is de-activated after tVDDCORETEMPO (cf.Table 14
and Figure 13).
VDDCORE rise time rate (from
LPLV-Stop to RUN mode)
-
1000(4)
4. In case VDDCORE rise time at exit of LPLV-Stop is larger than 1 ms/V, there is a risk of unwanted reset due
to VDDCORE potentially not yet established after tSEL_VDDCORETEMPO (cf.Table 14 and Figure 14). In such a
case, the VDDCORE supply should not be decreased during LPLV-Stop mode.
VDDCORE fall time rate
7.33
MSv47497V2
VDDCORE
t
pvdcore_out
tVDDCORETEMPO
VDDCORE should be above
VDDCORE Min when vddcore_ok is
enabled
VPVDCORE_0 (rising edge)
vddcore_ok
Run mode
VDDCORE Min = VPVDCORE_0 Min (rising edge) + tVDDCORETEMPO Min / tVDDCORE Max
average rise time rate should be less than
tVDDCORE Max (from reset to Run mode)
V
VDDCORE Min



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com