STM32MP151A datasheet(36/253 Pages) STMICROELECTRONICS

36 / 253 page

Functional overview

STM32MP151A/D

36/253

DS12500 Rev 3

The block also includes the EXTI IOport selection.

Each interrupt or event can be set as secure in order to restrict access to secure software

only.

3.18

Cyclic redundancy check calculation unit (CRC1, CRC2)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a

programmable polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or

storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of

verifying the Flash memory integrity. The CRC calculation unit helps computing a signature

of the software during runtime, to be compared with a reference signature generated at link-

time and stored at a given memory location.

3.19

Flexible memory controller (FMC)

The FMC controller main features are the following:

•

Interface with static-memory mapped devices including:

–

NOR Flash memory

–

Static or pseudo-static random access memory (SRAM, PSRAM)

–

NAND Flash memory with 4-bit/8-bit BCH hardware ECC

•

8-,16-bit data bus width

•

Independent chip select control for each memory bank

•

Independent configuration for each memory bank

•

Write FIFO

3.20

Dual Quad-SPI memory interface (QUADSPI)

The QUADSPI is a specialized communication interface targeting single, dual or quad SPI

Flash memories. It can operate in any of the three following modes:

•

indirect mode: all the operations are performed using the QUADSPI registers

•

status polling mode: the external Flash memory status register is periodically read and

an interrupt can be generated in case of flag setting

•

memory-mapped mode: the external Flash memory is mapped to the address space

and is seen by the system as if it was an internal memory

Both throughput and capacity can be increased two-fold using dual-flash mode, where two

Quad-SPI Flash memories are accessed simultaneously.

QUADSPI is coupled with a delay block (DLYBQS) allowing the support of external data

frequency above 100 MHz.

STM32MP151A Fiches technique(PDF) 36 Page - STMicroelectronics

STM32MP151A Fiches technique(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL