| Moteur de recherche de fiches techniques de composants électroniques |
|
STM32MP151A Fiches technique(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32MP151A Fiches technique(HTML) 1 Page - STMicroelectronics |
|
1 / 253 page ![]() This is information on a product in full production. February 2020 DS12500 Rev 3 1/253 STM32MP151A/D Arm® Cortex®-A7 800 MHz + Cortex®-M4 MPU, TFT, 35 comm. interfaces, 25 timers, adv. analog Datasheet - production data Features Core • 32-bit Arm® Cortex®-A7 – L1 32-Kbyte I / 32-Kbyte D – 256-Kbyte unified level 2 cache –Arm® NEON™ and Arm® TrustZone® • 32-bit Arm® Cortex®-M4 with FPU/MPU – Up to 209 MHz (Up to 703 CoreMark®) Memories • External DDR memory up to 1 Gbyte – up to LPDDR2/LPDDR3-1066 16/32-bit – up to DDR3/DDR3L-1066 16/32-bit • 708 Kbytes of internal SRAM: 256 Kbytes of AXI SYSRAM + 384 Kbytes of AHB SRAM + 64 Kbytes of AHB SRAM in Backup domain and 4 Kbytes of SRAM in Backup domain • Dual mode Quad-SPI memory interface • Flexible external memory controller with up to 16-bit data bus: parallel interface to connect external ICs and SLC NAND memories with up to 8-bit ECC Security/safety • TrustZone® peripherals, active tamper • Cortex®-M4 resources isolation Reset and power management • 1.71 V to 3.6 V I/Os supply (5 V-tolerant I/Os) • POR, PDR, PVD and BOR • On-chip LDOs (RETRAM, BKPSRAM, USB 1.8 V, 1.1 V) • Backup regulator (~0.9 V) • Internal temperature sensors • Low-power modes: Sleep, Stop and Standby • DDR memory retention in Standby mode • Controls for PMIC companion chip Low-power consumption • Total current consumption down to 2 µA (Standby mode, no RTC, no LSE, no BKPSRAM, no RETRAM) Clock management • Internal oscillators: 64 MHz HSI oscillator, 4 MHz CSI oscillator, 32 kHz LSI oscillator • External oscillators: 8-48 MHz HSE oscillator, 32.768 kHz LSE oscillator • 5 × PLLs with fractional mode General-purpose input/outputs • Up to 176 I/O ports with interrupt capability – Up to 8 secure I/Os – Up to 6 Wakeup, 3 tampers, 1 active tamper Interconnect matrix • 2 bus matrices –64-bit Arm® AMBA® AXI interconnect, up to 266 MHz –32-bit Arm® AMBA® AHB interconnect, up to 209 MHz 3 DMA controllers to unload the CPU • 48 physical channels in total • 1 × high-speed general-purpose master direct memory access controller (MDMA) LFBGA TFBGA361 (12 × 12 mm) TFBGA257 (10 × 10 mm) min Pitch 0.5mm TFBGA LFBGA448 (18 × 18mm) LFBGA354 (16 × 16mm) Pitch 0.8mm www.st.com |
Numéro de pièce similaire - STM32MP151A |
|
Description similaire - STM32MP151A |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |