| Moteur de recherche de fiches techniques de composants électroniques |
|
WM8775EDS/R Fiches technique(PDF) 17 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8775EDS/R Fiches technique(HTML) 17 Page - Wolfson Microelectronics plc |
|
17 / 36 page ![]() Product Preview WM8775 w PP Rev 1.8, June 2004 17 LEFT CHANNEL RIGHT CHANNEL ADCLRC BCLK DOUT 1/fs n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 LSB MSB Figure 13 Right Justified Mode Timing Diagram I 2S MODE In I 2S mode, the MSB of the ADC data is output on DOUT and changes on the first falling edge of BCLK following an ADCLRC transition and may be sampled on the rising edge of BCLK. ADCLRC is low during the left samples and high during the right samples. LEFT CHANNEL RIGHT CHANNEL ADCLRC BCLK DOUT 1/fs n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 LSB MSB 1 BCLK 1 BCLK Figure 14 I 2S Mode Timing Diagram DSP EARLY MODE The MSB of the left channel ADC data is output on DOUT and changes on the first falling edge of BCLK following a low to high ADCLRC transition and may be sampled on the rising edge of BCLK. The right channel ADC data is contiguous with the left channel data (Figure 15) ADCLRC BCK DOUT Word Length (WL) 1/fs LEFT CHANNEL n 2 1 n-1 LSB MSB n 2 1 n-1 RIGHT CHANNEL NO VALID DATA 1 BCLK 1 BCLK Figure 15 DSP Early Mode Timing Diagram – ADC Data Output |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |