Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ST72361J4-Auto Fiches technique(PDF) 85 Page - STMicroelectronics

No de pièce ST72361J4-Auto
Description  Clock, reset and supply management
PDF  279 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361J4-Auto Fiches technique(HTML) 85 Page - STMicroelectronics

Back Button ST72361J4-Auto Datasheet HTML 81Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 82Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 83Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 84Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 85Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 86Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 87Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 88Page - STMicroelectronics ST72361J4-Auto Datasheet HTML 89Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 279 page
background image
ST72361xx-Auto
Window watchdog (WWDG)
Doc ID 12468 Rev 3
85/279
9.8
Using halt mode with the WDG (WDGHALT option)
The following recommendation applies if Halt mode is used when the watchdog is enabled.
●
Before executing the HALT instruction, refresh the WDG counter, to avoid an
unexpected WDG reset immediately after waking up the microcontroller.
9.9
Interrupts
None.
9.10
Register description
9.10.1
Control register (WDGCR)
Read/Write
Reset value: 0111 1111 (7Fh)
Bit 7 = WDGA Activation bit.
This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the
watchdog can generate a reset.
0: Watchdog disabled
1: Watchdog enabled
Note: This bit is not used if the hardware watchdog option is enabled by option byte.
Bits 6:0 = T[6:0] 7-bit counter (MSB to LSB).
These bits contain the value of the watchdog counter. It is decremented every 16384 fOSC2
cycles (approx.). A reset is produced when it rolls over from 40h to 3Fh (T6 becomes
cleared).
9.10.2
Window Register (WDGWR)
Read/ write
Reset value: 0111 1111 (7Fh)
Bit 7 = Reserved
Bits 6:0 = W[6:0] 7-bit window value
These bits contain the window value to be compared to the downcounter.
7
0
WDGA
T6
T5
T4
T3
T2
T1
T0
7
0
-
W6W5
W4W3
W2
W1
W0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com