ST10F296 datasheet(105/346 Pages) STMICROELECTRONICS

105 / 346 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296E

Interrupt system

105/346

9.2

Exception and error traps list

Table 49 shows all of the possible exceptions or error conditions that can arise during run-

time.

Table 49.

Trap priorities

Exception condition

Trap

flag

Trap

vector

Vector

location

Trap

number

Trap

priority(1)

All class B traps have the same trap number, trap vector, and lower priority compared to class A traps and

resets.

Each class A trap has a dedicated trap number (and vector). They are prioritized in the second priority

level.

Resets have the highest priority level and the same trap number.

The PSW.ILVL CPU priority is forced to the highest level (15) when these exceptions are serviced.

Reset functions:

Hardware reset

Software reset

Watchdog timer overflow

RESET

00’0000h

00h

III

Class A hardware traps:

Nonmaskable interrupt

Stack overflow

Stack underflow

NMI

STKOF

STKUF

NMITRAP

STOTRAP

STUTRAP

00’0008h

00’0010h

00’0018h

02h

04h

06h

Class B hardware traps:

Undefined opcode

MAC Interruption

Protected instruction fault

Illegal word operand access

Illegal instruction access

Illegal external bus access

UNDOPC

MACTRP

PRTFLT

ILLOPA

ILLINA

ILLBUS

BTRAP

00’0028h

0Ah

Reserved

[002Ch - 003Ch]

[0Bh - 0Fh]

Software traps:

TRAP Instruction

Any

0000h – 01FCh

in steps of 4h

Any

[00h - 7Fh]

Current

CPU

priority

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296 Fiches technique(PDF) 105 Page - STMicroelectronics

ST10F296 Fiches technique(HTML) 105 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL