STW4510 datasheet(43/57 Pages) STMICROELECTRONICS

43 / 57 page

Obsolete

Product(s)

- Obsolete

Product(s)

STw4510

Electrical and timing characteristics

43/57

Vana(i) regulator in sleep mode (en_vana3 = 1, SLEEP =’1’)

VBAT

Input power supply

Vana(i) =

1.8 V, 2.8 V, 3.0 V, 3.3 V

MAX

(Vana(i)_out+0.

2, Vbat_min)

3.6

5.5

VOUT

Output voltage

Vana(i)_sel[1:0] pads

-3 %

1.8

2.8

3.0

3.3

+3 %

IOUT

Output current

500

µA

I(1)Q

Quiescent current

IOUT = 0 mA

µA

PSRR(1)

Power supply rejection

Vana(i) = 2.8 V

IOUT = 5 mA

Vpp = 0.3 V,

F: [0; 20] kHz

Lir

Line regulation

VBAT: [2.7; 5.5] V

Ldr

Load regulation

IOUT: [0.1; 0.5] mA

Lirt

Transient line regulation

Vana(i) = 2.8 V

IOUT = 0.5 mA

VBAT:[3; 3.3] V

tR = tF = 10 µs

2mV

Ldrt

Transient load regulation

Vana(i) = 2.8 V

IOUT= [0.1; 0.5] mA

tR = tF = 1 µs

Guaranteed by design

Quiescent current defined is the current measured on the power supply voltage dedicated to the Vana(i) with only one

Vana(i) on at the same time

Table 21.

LDO regulator - Vana(i) with i=2 or 3 (continued)

Symbol

Description

Test conditions

Min.

Typ.

Max.

Units

STW4510 Fiches technique(PDF) 43 Page - STMicroelectronics

STW4510 Fiches technique(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Fiches technique Télécharger

Lien URL