| Moteur de recherche de fiches techniques de composants électroniques |
|
STGAP1ASTR Fiches technique(PDF) 59 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGAP1ASTR Fiches technique(HTML) 59 Page - STMicroelectronics |
|
59 / 70 page ![]() DocID029344 Rev 2 59/70 STGAP1AS Programming manual 70 The VLONth bits set the UVLO threshold on the negative power supply according to Table 41 . Setting the parameter to zero disables the UVLO protection of the VL supply. The VHONth bits set the UVLO threshold on the positive power supply according to Table 42 . Setting the parameter to zero disables the UVLO protection of the VH supply. 9.2.5 CFG5 register (isolated side) The CFG5 register has the structure of Table 43. Table 40. UVLO protection management UVLOlatch UVLO protection management 0 UVLO protection is not latched 1 UVLO protection is latched Table 41. VL negative supply voltage UVLO threshold VLONth [1 ... 0] Negative supply voltage UVLO threshold [V] 0 0 Disabled 01 -3 10 -5 11 -7 Table 42. VH positive supply voltage UVLO threshold VHONth [1 ... 0] Positive supply voltage UVLO threshold [V] 0 0 Disabled 01 10 10 12 11 14 Table 43. CFG5 register - Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 - - - - - 2LTO_EN CLAMP_EN DESAT_EN SENSE_EN Default/reset - - - - 0 1 1 0 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |