| Moteur de recherche de fiches techniques de composants électroniques |
|
PC87373 Fiches technique(PDF) 91 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 Fiches technique(HTML) 91 Page - National Semiconductor (TI) |
|
91 / 174 page ![]() 6.0 System Wake-Up Control (SWC) (Continued) 91 www.national.com Revision 1.1 6.3.4 Advanced LED Control Register (ALEDCTL) This register configures the advanced LED control of the two LEDs connected to pins GRN_LED and YLW_LED of the PC87373 device. It is reset to 00h. Power Well: VSB3 Location: Offset 02h, when LED_OPT = 00 in the SWC_CTL register Type: R/W or RO Bit 76 5 43210 Name Reserved LEDCFG LEDPOL Reserved LEDMOD Reset 0 0 0 00000 Bit Description 7-6 Reserved. 5 LEDCFG (LED Configuration). This bit enables the use of either two regular LEDs, connected to the GRN_LED and YLW_LED pins or one dual-colored LED, connected between the two pins (see Figure 16 on page 85). 0: One dual-colored LED (default) 1: Two regular LEDs 4 LEDPOL (LED Polarity). This bit determines the polarity of GRN_LED and YLW_LED outputs. An active output, according to this bit setting, turns the LED on. For the dual-colored LED configuration, changing the polarity reverses the LED colors. The configurations described here apply to the “two regular LEDs” option only; see Table 32 on page 86). 0: Active high: for connection configuration “b” in Figure 16 on page 85 (default) 1: Active low: for connection configuration “a” in Figure 16 on page 85 3-2 Reserved. 1-0 LEDMOD (LED Operation Mode). These bits control the operation mode of GRN_LED and YLW_LED in each power state. Table 35 shows the behavior of the two LED outputs as a function of the system power state. Table 35. GRN_LED and YLW_LED as a Function of the Power State LEDMOD VDD3 Off 1 1. See Section 2.1.2 on page 27. VDD3 On 1 State S52 2. See Section 6.2.3 on page 84. State S32 States S0 - S22 GRN_LED YLW_LED 00 (default) X3 3. In this table, X is “Irrelevant”. XXX X S/W_GRN4 4. Controlled by the value of GRNBLNK in the LEDBLNK register. S/W_YLW5 5. Controlled by the value of YLWBLNK in the LEDBLNK register. 01 Yes X X X S/W_GRN Blink6 6. Blink rate is 1 Hz with a duty cycle of 50%. Yes X X X S/W_GRN S/W_YLW 10 X X Yes Off Off X X Yes S/W_GRN S/W_YLW X X Yes S/W_GRN S/W_YLW 11 Yes X X X Off Off Yes X X X S/W_GRN S/W_YLW |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |