Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

PC87373 Fiches technique(PDF) 26 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No de pièce PC87373
Description  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NSC [National Semiconductor (TI)]
Site Internet  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87373 Fiches technique(HTML) 26 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 22Page - National Semiconductor (TI) PC87373 Datasheet HTML 23Page - National Semiconductor (TI) PC87373 Datasheet HTML 24Page - National Semiconductor (TI) PC87373 Datasheet HTML 25Page - National Semiconductor (TI) PC87373 Datasheet HTML 26Page - National Semiconductor (TI) PC87373 Datasheet HTML 27Page - National Semiconductor (TI) PC87373 Datasheet HTML 28Page - National Semiconductor (TI) PC87373 Datasheet HTML 29Page - National Semiconductor (TI) PC87373 Datasheet HTML 30Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 174 page
background image
1.0 Signal/Pin Connection and Description (Continued)
26
www.national.com
Revision 1.1
SLCT
33
VDD3
PD120
SLIN_ASTRB
47
VDD3
PU440
STB_WRITE
51
VDD3
PU440
Keyboard and Mouse Controller (KBC)
KBRST
7
VDD3
PU30
GA20
5
VDD3
PU30
System Wake-Up Control (SWC)
SIOPME
99
VSB3
PU30
Programmable1
Game Port (GMP)
JYABT0
113
VDD3
PU30
Programmable2
JYABT1
114
VDD3
PU30
Programmable2
JYBBT0
115
VDD3
PU30
Programmable2
JYBBT1
116
VDD3
PU30
Programmable2
Musical Instrument Digital Interface (MIDI) Port
MDRX
90
VDD3
PU30
Programmable2
General-Purpose Input/Output (GPIO) Ports
GPIOE00-07
106-103, 108, 109,
111, 112
VSB3
PU30
Programmable2
GPIOE10-13
116, 114, 115, 113
VSB3
PU30
Programmable2
GPIO14
101
VSB3
PU30
Programmable2
Glue Functions
PWRGD_PS
82
VSB3
PU90
CPU_PRESENT
83
VSB3
PU90
FPRST
75
VSB3
PU90
PRIMARY_HD
67
VDD3
PU90
SECONDARY_HD
68
VDD3
PU90
SCSI
69
VDD3
PU90
Strap Configuration
BADDR
30
VDD3
PU30
Strap3
TRIS
26
VDD3
PU30
Strap3
TEST
27
VDD3
PU30
Strap3
1. Enabled only when the OD6 buffer type is selected (OD6 is the default at reset).
2. Default at reset: disabled.
3. Active only during VDD Power-Up reset.
Table 3. Internal Pull-Up and Pull-Down Resistors (Continued)
Signal
Pin(s)
Power Well
Type
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com