CS5530 datasheet(88/241 Pages) NSC

88 / 241 page

www.national.com

Revision 4.1

Functional Description (Continued)

Figure 3-10. Limited ISA Mode

Figure 3-11. ISA Master Mode

Notes:

1. F0 Index 43h[2] controls GPIO[7:4]/SA[23:20].

2. These signals are: MEMW#, MEMR#, IOR#, IOW#, TC, AEN, DREQ[7:5, 3:0], DACK[7:5, 3:0]#, MEMCS16#, ZEROWS#,

SBHE#, IOCS16#, IOCHRDY, ISACLK.

3. This resistor is used at boot time to determine the mode of the ISA bus.

ISA Control2

SD[15:0]

SA[23:20]

SA[19:16]

SA[15:0]

1GPIO[7:4]/SA[23:20]

SA[19:16]

SA[15:0]/SD[15:0]

SA_LATCH/SA_DIR

10K3

74F373x2

ISA Device

Geode™

INTR

CS5530

ISA Control2

SMEMW#

MASTER#

SA[23:20]

SA[19:16]

FP_VSYNC_OUT/SMEMR#

1GPIO[7:4]/SA[23:20]

SA[19:16]

FP_DATA16/SA_OE#

SA_DIR

10K3

74L245x2

OE#

T/R

ISA Master

SMEMR#

FP_HSYNC_OUT/SMEMW#

FP_DATA17/MASTER#

FP_DATA[15:0]/SA[15:0]

SA[15:0]

SA_LATCH/SA_DIR

SA_OE#

SA[15:0]_SD[15:0]/SD[15:0]

SD[15:0]

Geode™

Notes:

1. When strapped for ISA Master mode, GPIO[7:4]/SA[23:20] are set to SA[23:20] and the settings in F0 Index 43h[2] are invalid.

2. These signals are: MEMW#, MEMR#, IOR#, IOW#, TC, AEN, DREQ[7:5, 3:0], DACK[7:5, 3:0]#, MEMCS16#, ZEROWS#,

SBHE#, IOCS16#, IOCHRDY, ISACLK.

3. This resistor is used at boot time to determine the mode of the ISA bus.

INTR

5.0V

3.3V

330

Ω

CS5530

CS5530 Fiches technique(PDF) 88 Page - National Semiconductor (TI)

CS5530 Fiches technique(HTML) 88 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL