CS5530 datasheet(32/241 Pages) NSC

32 / 241 page

www.national.com

Revision 4.1

Signal Definitions (Continued)

2.2.8

USB Interface

Signal Name

No.

Type

Description

POWER_EN

Power Enable

This pin enables the power to a self-powered USB hub.

OVER_CUR#

5VT

Over Current

This pin indicates the USB hub has detected an overcurrent on the USB.

D+_PORT1

I/O

USB Port 1 Data Positive

This pin is the Universal Serial Bus Data Positive for port 1.

D–_PORT1

I/O

USB Port 1 Data Minus

This pin is the Universal Serial Bus Data Minus for port 1.

D+_PORT2

AA2

I/O

USB Port 2 Data Positive

This pin is the Universal Serial Bus Data Positive for port 2.

D–_PORT2

AA1

I/O

USB Port 2 Data Minus

This pin is the Universal Serial Bus Data Minus for port 2.

2.2.9

Game Port and General Purpose I/O Interface

Signal Name

No.

Type

Description

GPORT_CS#

AD21

Game Port Chip Select

GPORT_CS# is asserted upon any I/O reads or I/O writes to I/O Port

200h and 201h.

GPCS#

AF26

General Purpose Chip Select

GPCS# is asserted upon any I/O access that matches the I/O address in

the General Purpose Chip Select Base Address Register (F0 Index 70h)

and the conditions set in the General Purpose Chip Select Control Regis-

ter (F0 Index 72h).

GPIO7/SA23

AF23

I/O

5VT

Limited ISA Mode: General Purpose I/Os 7 through 4 or

System Address Bus Lines 23 through 20

These pins can function either as general purpose I/Os or as the upper

four bits of the SA bus. Selection is done through F0 Index 43h[6,2].

Refer to GPIO[3:2] signal description for GPIO function description.

GPIO6/SA22

AE23

GPIO5/SA21

AC21

GPIO4/SA20

AD22

ISA Master Mode: System Address Bus Lines 23 through 20

These pins function as the four MSB (most significant bits) of the SA bus.

GPIO3

AF24

I/O

5VT

General Purpose I/Os 3 and 2

GPIOs can be programmed to operate as inputs or outputs via F0 Index

90h. As an input, the GPIO can be configured to generate an external

SMI. Additional configuration can select if the SMI# is generated on the

rising or falling edge. GPIO external SMI generation/edge selection is

done in F0 Index 92h and 97h.

GPIO2

AF25

I/O

5VT

CS5530 Fiches technique(PDF) 32 Page - National Semiconductor (TI)

CS5530 Fiches technique(HTML) 32 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL